
coeff[1][7:0]
coeff[0][7:0]
coeff[2][7:0]
coeff[3][7:0]
clk
rst
en
data_in[7:0]
data_out3_i__0
I0[8:0]
I1[8:0]
O[15:0]
RTL_MULT
data_out3_i
I0[7:0]
I1[8:0]
O[15:0]
RTL_MULT
data_out2_i
I0[17:0]
I1[17:0]
O[17:0]
RTL_ADD
data_out2_i__0
I0[8:0]
I1[8:0]
O[15:0]
RTL_MULT
data_out1_i
I0[17:0]
I1[17:0]
O[17:0]
RTL_ADD
data_out1_i__0
I0[8:0]
I1[8:0]
O[15:0]
RTL_MULT
data_out0_i
I0[17:0]
I1[17:0]
O[17:0]
RTL_ADD
delay_line_reg[0][7:0]
delay_line_reg[1][7:0]
delay_line_reg[2][7:0]
data_out_reg[17:0]
RST
C
CE
D
Q
RTL_REG_SYNC
data_out[17:0]